Asic Verification Engineer Resume Samples

HIGH QUALITY

The best examples from thousands of real-world resumes

EXPERT APPROVED

Handpicked by resume experts based on rigorous standards

DIVERSE EXAMPLES

Tailored for various backgrounds and experience levels

ASIC Verification Engineers deliver ASIC Designs in a timely manner and verify network controllers. Other duties mentioned on an ASIC Verification Engineer include deploying digital components, testing software, performing electrical analysis, and using ASIC designs. Essential qualifications listed on a regular resume sample include design and verification methodology knowledge, emulation platforms experience, networking protocols expertise, computer proficiency, and troubleshooting skills. Based on our most successful example resumes, these experts should hold a Bachelor's Degree in a relevant field like information technology or computer science.

Looking for job listings? Check out our Asic Verification Engineer Jobs page.

Want personalized resume advice? Get a FREE Resume Review

1

ASIC Verification Engineer

Involved in pre-silicon validation/verification of modules Payload Manager (PM_RX and PM_TX) in the 10G Ethernet chipset using Verilog and VERA.

  • Developed a testplan and setup the testbench and the environment
  • Filed bug reports, verified rtl fixes, analyzed test results and performed coverage analysis.
  • Wrote test cases using VERA to test the functionality of the modules.
  • Debugged rtl using simulators like NC-Verilog, Simvision, and Synopsys VCS.
  • Involved in writing and modifying Perl scripts.
Candidate Info
1
year in
workforce
1
year
at this job
HS
Digital Electronics
BS
Electronics Engineering
MS
Electrical And Computer Engineering
2

ASIC Verification Engineer, Zeevo

Verified and debugged SoC portion of ARM7TDMI based design, for Bluetooth applications. Wrote test cases in C, C++, Verilog HDL and Vera to test at both chip and module level. Ran simulations to verify functionality at both rtl and gate level.

  • Ran gate level simulations with post layout timing information to verify timing.
  • Developed monitors in Verilog HDL to track uniformity of flash access lengths and also relationships between clocks in the background.
  • Wrote test plan and test cases focused on thoroughly testing the DMA-UART-Buffer Access Controller working in a Vera environment. Implemented Vera test bench for random testing.
  • Wrote detailed test plan and test cases to test System Timer. Generated and simulated with ATPG scan vectors. Generated code coverage information using Coverscan.
Candidate Info
7
years in
workforce
1
year
at this job
BS
Electrical And Electronics
MS
Computer Engineering
3

ASIC Verification Engineer

  • Developed, verified, and tested next-generation digital TV frame-rate compensation ASICs for LCD panels
  • Wrote and executed verification test plans (block and chip level) for multiple sub-blocks within ASICs
  • Designed and implemented RTL code changes to existing sub-blocks for ASIC performance enhancements
  • Critical member of bring-up team for verifying and characterizing first-generation ASIC through entire process from initial voltage / interface testing to final customer (on-site) manufacturing and firmware support
  • Provided verification environment support and training both on-site and remotely across multiple sites for different ASIC teams and projects (Pennsylvania; California; Shanghai, China)
Candidate Info
7
years in
workforce
2
years
at this job
BS
Electrical Engineering
MA
Electrical Engineering
4

ASIC Verification Engineer

Primary Responsibilities include testbench development, testcases generation, regressions run and analysis, functional and code coverage run and analysis, running gate level simulations and regressions, running gate level simulations with SDF, developing and optimizing scripts for pre and post processing.

  • Worked on 802.11 PHY Baseband block on 3 projects where we developed and enhanced the testbench environment and created testcases for different sub-blocks and different scenarios.
  • Worked on the digital block of 2 RFIC chip projects where I worked on testbench and testcase development. Worked on SPI Master and Slave Block for RFIC projects.
  • Assisted in development of constrained random verification environment with functional and code coverage and development of scripts pertaining to simulations and regressions.
  • Worked on regressions and simulations with RTL, Gate and Gate with SDF.
Candidate Info
4
years in
workforce
2
years
at this job
BE
Electronics & Communications Engineering
MS
Electrical Engineering
5

ASIC Verification Engineer

Wrote system and unit test cases to verify functionality and performance of Exascale switcher/router SOC capable of L2 & L3 packet processing at line rates of 50x1G & 5x10G and over subscription rates of 100x1G & 20x10G. Traffic includes IPv4, IPv6 encapped in Ethernet(802.3) and EV2. Developed test suits, parsed and extracted results from log files.

  • Executed test cases to verify Xilinx FPGA that does access based filtering of packets destined for RPM cpus.
  • Executed over 80 system tests to verify control, mirroring functions and performance.
  • Executed over 400 unit tests to verify IP fragmentation, Mirroring, ICMP, Logging, Sflow of data and control traffic in Ingress and Egress pipes.
  • Executed over 170 module level mirroring tests(functional and performance ). Verified BW allocation of all ingress and egress pipes.
Candidate Info
11
years in
workforce
3
years
at this job
Msee
6

ASIC Verification Engineer

Worked as a Verification Engineer for VCS tool development.

  • Validated IPXACT 1.5 and DVE VCS tool features for beta release and filed number of bugs.
  • Responsible for regression scripting and failure Analysis.
  • Served as "Joint Secretary" of Basaveshwar Engineering College IEEE Student branch. Jan'09-Jan'10
  • Awarded as best outgoing student of Instrumentation Technology, Jun'2011
Candidate Info
1
year in
workforce
1
year
at this job
BE
Instrumentation Technology
MS
Informatics
7

Senior ASIC Verification Engineer

  • Created verification plans and built testbench and testcases for synthesizable PowerPC microprocessor
  • Developed memory model with targeted random instruction sequences and data
  • Performed formal assertion proof verification using 0-in tools (now Questa Formal Verification)
Candidate Info
8
years in
workforce
4
years
at this job
BS
Computer Engineering
8

ASIC Verification Engineer

  • Implemented C models for the functional verification of a multimode (GSM, GPRS, EDGE and WCDMA) System on Chip (SoC) for mobile devices.
  • Integrated and verified the physical layer blocks within the base-band chip.
  • Implemented SystemC PLI calls to integrate fixed-point reference model within Verilog test environment.
  • Independently developed and maintained the automated system level test environment in UNIX (using PERL and Shell scripts).
  • Co-authored conformance test plan, verification strategy and enumerated all the test cases to be developed.
  • As a prime of system level verification for the wireless modem, documented extensive Test Release Reports which were delivered to potential customers.
  • Responsibilities included: execute top-level regression test cases in automated mode, investigate and debug defects, elevate issues to designers and maintain the verification database.
Candidate Info
4
years in
workforce
2
years
at this job
Computer Engineering
9

ASIC Verification Engineer

Implemented and verified NOA (Node Observed Architecture) using System Verilog.

  • Designed, designing for debug (DFD) features of hierarchical muxes and verification by writing RTL code generation.
  • Development of Verification plan and Test plans.
  • Functional and Code coverage coding.
  • System Verilog environment coding.
  • System Verilog and Universal Verification Methodology (UVM).
  • Performed Assertion based verification.
  • Wrote and implemented verification environment architectures.
Candidate Info
4
years in
workforce
9
months
at this job
BA
Electronics And Communications Engineering
MS
Computer Engineering
10

ASIC Verification Engineer

3 years of experience in: ASIC Design cycle, methodology and Verification

  • Experience in verification of ARM based SoC(System on Chip) at RTL level and gate level
  • Experience in DFT(Design for Testability) testing of GPS(Global Positioning System) block in ARM based SoC
  • Hands on experience in low power verification using CPF(common power factor)
  • Sound knowledge of PCI Express bus
  • Extensive knowledge of functional verification, developing test bench using System Verilog/OVM and strategy for testing, reporting and analyzing test results
  • Authored range of documents including requirement specifications, Verification plan definition, Hardware design documents, testplan and user manuals.
  • Hands on experience Perl and Shell scripting, VMM methodology
  • Development of OVM compliant OVC(Open Verification Component) of Single wire protocol (for SWP verification) & Slimbus bus protocol
Candidate Info
3
years in
workforce
3
years
at this job
BE
Electronics And Communication Engineering
MS
Electrical Engineering

Free Professional Resume Critique

We have partnered with TopResume to bring you a FREE resume critique service. Upload your resume and within 48 hours TopResume will email you a detailed analysis of what hiring managers and automated systems think of your resume – and how to improve it.

Browse
Upload Resume File